Visible to Intel only — GUID: bfk1490851754066
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Cyclone® 10 LP Device Design Guidelines
Visible to Intel only — GUID: bfk1490851754066
Ixiasoft
Download Cable Operating Voltage
Number | Done? | Checklist Item |
---|---|---|
1 | Ensure the download cable and JTAG pin voltages are compatible because the download cable interfaces with the JTAG pins of your device. |
The operating voltage supplied to the Intel download cable by the target board through the 10-pin header determines the operating voltage level of the download cable.
JTAG pins in the Intel® Cyclone® 10 LP device are powered up by VCCIO. However, you may need to use VCCA in some cases.
- For devices using VCCIO of 2.5, 3.0, and 3.3 V, all I/O inputs must maintain a maximum AC voltage of 4.1 V because JTAG pins do not have the internal PCI clamping diodes to prevent voltage overshoot. You must power up the VCC of the download cable with a 2.5-V supply from VCCA.
- For devices using VCCIO of 1.2 V, 1.5 V, and 1.8 V, you can power up the VCC of the download cable with the supply from VCCIO.