Intel® Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide

ID 683704
Date 11/10/2023
Public
Document Table of Contents

8. Document Revision History

Table 15.  Document Revision History for Intel® Stratix® 10 Configuration via Protocol Implementation User Guide
Document Version Intel® Quartus® Prime Version Changes
2023.11.10 22.4 Updated footnote for Configuration Scheme in MSEL Pin Settings for Each Configuration Scheme of Intel® Stratix® 10 Devices table in Modifying MSEL/DIP switch on Intel® Stratix® 10 FPGA Development Kit section.
2023.08.17 22.4 Updated the recommended QSPI flash size for periphery images in the Configuration Images section.
2023.07.07 22.4
  • Added description on periphery image in Configuration Images section.
  • Added Intel Premier Support ID in Designing CvP for a Closed System section.
2023.04.10 22.4
  • Updated first bullet point and added a new bullet point in the CvP Limitations section regarding CvP in designs that include the Hard Processor System (HPS).
  • Updated the CvP Update Modesection to include information regarding how performing an FPGA core image update affects the HPS.
  • Replaced "Avalon-ST" with "Avalon streaming interface".
  • Replaced "Avalon-MM" with "Avalon memory mapped".
2022.12.19 22.4
  • Updated the naming scheme from Gen<X> to PCIe* <X>.0 throughout the document.
  • Updated PCIe* Version details for P-Tile Supported Tile in the CvP Support for Intel Stratix 10 Device Family table.
  • Updated CvP Error Recovery section.
  • Updated Generating the Synthesis HDL files for -ST Hard IP for PCI Express section.
2022.09.26 22.2 Added second note under image in the Implementation of CvP Update Mode section.
2022.08.05 22.2
  • Made changes to the following sections to remove downstream driver support.
    • CvP Driver Support
    • Installing the Upstream Open Source CvP Driver on Linux Systems
    • Programming CvP Images
    • Implementation of CvP Update Mode
    • Programming the Core RBF file from the Updated Revision via PCIe Link
  • Added .sof file conditions to CvP Limitations and Restrictions.
2021.07.01 21.2
Sections Updated:
2021.02.19 19.3
Sections updated:
  • CvP Modes
  • CvP System
  • Configuration Images
2020.09.22 19.3
  • Removed support for Avalon® Streaming (Avalon-ST) x8 configuration scheme.
  • Added a note in section CvP Systems to clarify the location of the PCIe* Hard IP block.
  • Added information about the supported tile in Table: CvP Support for Intel® Stratix® 10 Device Family.
2020.05.19 19.3 Corrected the file selection for AVST configuration mode in the following sections:
  • Converting the SOF File
  • Converting the SOF file of the Updated Revision
2020.01.10 19.3 Updated Figure: PCIe Timing Sequence in CvP Initialization Mode to include GPIO status.
2019.12.16 19.3
  • Added a link to the Intel Stratix 10 CvP Update Reference Design.
  • Updated following links:
    • CvP driver link
    • Intel Stratix 10 CvP Initialization Reference Design
  • Modified the steps in the following sections:
    • Creating a Reserved Core Partition
    • Setting up and Compile the Updated Revision
  • Added information about checking the .qsf file settings in Defining a Logic Lock Region section.
  • Modified step tp program the core.rbf file in section Programming the FPGA using the Base Revision Image.
2019.09.30 19.3
  • Added support for Avalon® Streaming x8 configuration scheme.
  • Replaced the Convert Programming File (CPF) tool related information with Programming File Generator (PFG) in the following sections:
    • Converting the SOF File
    • Converting the SOF File of the Updated Revision
2019.07.26 18.1
  • Corrected the byte offset for the CvP Programming Control Register.
  • Corrected register name in Figure 7: CvP Driver Flow.
2019.06.20 18.1 Clarified how to program the FPGA for CvP update mode.
2019.01.17 18.1
  • Modified the following in Setting up the Base Revision section:
    • Figure: Creating Design Partition from Project Navigator
    • Figure: Design Partitions Window
    • Figure: Creating Logic Lock Region from Project Navigator
  • Added Figure: Design Partitions Window in section Setting up and Compile the Updated Revision section.
2018.11.29 18.1 Modified the following diagrams:
  • Figure: Single Endpoint Topology
  • Figure: Multiple Endpoints Topology
2018.09.24 18.1
  • CvP update mode is now supported in the current version of the Intel® Quartus® Prime Pro Edition software.
  • Added new section Implementation of CvP Update Mode.
  • Modified diagrams:
    • Figure: Periphery and Core Image Storage Arrangement for CvP Core Image Update
    • Figure: Single Endpoint Topology
    • Figure: Multiple Endpoints Topology
  • Updated Figure: CvP Driver Flow in section CvP Driver Flow.
  • CVP_DATA2 register is no longer functional in Intel® Stratix® 10 devices.
  • Added new sections:
    • CvP Limitations and Restrictions
    • CvP Error Recovery
    • Intel Stratix 10 Configuration via Protocol (CvP) Implementation User Guide Archives
2018.07.17 18.0
  • Added a note in CvP Modes section to clarify CvP update mode support in the current version of the Intel® Quartus® Prime Pro Edition software.
  • Modified Figure: PCIe Timing Sequence in CvP Initialization Mode diagram.
2018.06.18 18.0
  • Corrected the periphery image and core image definitions in Configuration Images section.
  • Added Figure: PCIe Timing Sequence in CvP Initialization Mode diagram and Table: Power-up Sequence Timing in CvP Initialization Mode information for CvP initialization.
  • Modified Figure: Single Endpoint Topology and Figure: Multiple Endpoint Topology in CvP Topologies chapter.
  • Added a note to clarify the Linux driver support provided by Intel® .
  • Updated the Figure: CvP Driver Flow.
  • Corrected the VSEC registers for CvP in VSEC Registers for CvP section.
  • Minor updates in Implementation of CvP Initialization Mode section.
Date Version Changes
December 2017 2017.12.18 Initial release.