Security Overview for SDM-Based FPGA Devices

Download PDF
ID 794424
Date 2/29/2024
Public
Document Table of Contents
Document Table of Contents x
1. FPGA Device Security Overview 2. Device Security Features Overview 3. Device Security Resources 4. Revision History for the Security Overview for SDM-based FPGA Devices
2. Device Security Features Overview x
2.1. Hardware Root of Trust 2.2. Authentication 2.3. Attributes 2.4. Configuration Bitstream Encryption 2.5. Platform Attestation 2.6. Cryptographic Services 2.7. Physical Anti-Tamper Monitoring 2.8. Secure Debug
1. FPGA Device Security Overview
2. Device Security Features Overview
3. Device Security Resources
4. Revision History for the Security Overview for SDM-based FPGA Devices

2.8. Secure Debug

The SDM provides authenticated control over the HPS debug access port such as:
  • Special attributes to help control the use of debug bitstreams
  • Fuse-based modes that can enable debug features for the SDM or device itself
Level Two Title