Article ID: 000084246 Content Type: Error Messages Last Reviewed: 03/18/2013

Error: Fractional PLL parameter 'mimic_fbclk_type' is set to an illegal value of 'none' on node >name<

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You may get this error if the Quartus® II IP (qip) file that is generated by the Altera_PLL megafunction is not being referenced during Quartus II compilation. This .qip file contains the required feedback clock assignment and without it, you will see this error.

Resolution

Add the .qip file generated by the Altera_PLL megafunction to your project, by going to the Project menu in the Quartus II software and select Add/Remove Files in Project...

Related Products

This article applies to 15 products

Cyclone® V ST SoC FPGA
Arria® V GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA
Cyclone® V E FPGA
Arria® V GZ FPGA
Cyclone® V GX FPGA
Arria® V GT FPGA
Stratix® V E FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Cyclone® V SE SoC FPGA
Stratix® V GX FPGA