Article ID: 000083305 Content Type: Troubleshooting Last Reviewed: 06/12/2015

Why is the data link layer down on my Hard IP for PCI Express?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Data Link Layer active reporting and Surprise Down reporting cannot be enabled for the Avalon® MM interface for PCIe Solutions in software versions 15.0 and earlier.  Hence the derr_cor_ext_rpl, derr_rpl, dlup and dlup_exit signals do not indicate any useful information and should be ignored.
    Resolution This functionality has been added to software version 15.0.1 and later of the Quartus® II software.

    Related Products

    This article applies to 15 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Cyclone® V SE SoC FPGA