Article ID: 000079124 Content Type: Product Information & Documentation Last Reviewed: 09/11/2012

How do I implement Gigabit Ethernet/SGMII protocols using the LVDS I/O standard in Stratix III and Stratix IV devices?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You can implement Gigabit Ethernet/SGMII protocols using the Soft CDR feature available in the altlvds megafunction in Stratix® III and Stratix IV devices.

You will however have to create blocks such as a controller to operate the word aligner available in the altlvds megafunction and you will also have to create a rate matcher and 8b/10b decoder in the FPGA fabric.

Related Products

This article applies to 3 products

Stratix® IV GX FPGA
Stratix® IV E FPGA
Stratix® III FPGAs