Article ID: 000076027 Content Type: Troubleshooting Last Reviewed: 05/27/2014

Where can I find package length reports for Stratix V, Cyclone V and Arria V devices?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The Quartus® II software may be used to report package delays for Stratix® V, Cyclone® V and Arria® V devices.

When the Package Skew Compensation assignment  is added to a signal, the package delay will be reported in the .pin file which is generated by the fitter.  The Package Skew Compensation assignment also causes the Quartus II software to report timing without taking the package delays into account.  Where this assignment is used, ensure that your timing constraints also take into account the package delay.

Resolution

For pins that you require package delay reports add the Package Delay Compensation assignment in the assignment editor or add the following line to your qsf file:

set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to <pin_name>

Where <pin_name> is the name of the top level pin.

Related Products

This article applies to 15 products

Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Stratix® V GS FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V SE SoC FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Cyclone® V GX FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.