The Intel® Cyclone® 10 device families are optimized for high-bandwidth low-cost applications for smart, connected systems. Both Intel® Cyclone® 10 GX and Intel® Cyclone® 10 LP device families support vertical migration so you can start your designs with one device and migrate to adjacent densities at a later date.

Family Variants

Intel® Cyclone® 10 GX FPGA

Intel® Cyclone® 10 GX FPGAs provide 12.5G transceiver-based functions, 1.4 Gbps LVDS, and up to 72 bit wide DDR3 SDRAM interface at up to 1,866 Mbps. Intel® Cyclone® 10 GX FPGAs are optimized for high-bandwidth performance applications, such as machine vision, video connectivity, and smart vision cameras.

Learn more about Intel® Cyclone® 10 GX FPGAs

View overview table

Intel® Cyclone® 10 LP FPGA

Intel® Cyclone® 10 LP FPGAs are optimized for low static power, low-cost applications, such as I/O expansion, sensor fusion, motor/motion control, chip-to-chip bridging, and control.

Learn more about Intel® Cyclone® 10 LP FPGAs

View overview table

Intel® Cyclone® 10 GX Device Family Table

Product Line 10CX085 10CX105 10CX150 10CX220
Logic elements (LEs) (K)

85 104 150 220
Memory blocks (20K)

291 382 475 587
Memory block (Kb)

5,820 7,640 9,500 11,740
Distributed memory (Kb)

653 799 1,152 1,690
Hardened single-precision floating-point multipliers/adders

84 125 156 192
Global clock networks

32 32 32 32
Regional clocks

8 8 8 8
18 x 19 multipliers

168 250 312 384
Hard Memory Controllers (DDR3/L, LPDDR3)

1 2 2 2
Maximum LVDS channels (1.434 Gbps)

72 118 118 118
Maximum user I/O pins

192 284 284 284
Maximum 3 V I/O

48 48 48 48
Transceiver count  (12.5 Gbps)

6 12 12 12
PCI Express* (PCIe*) hardened IP blocks (up to Gen2 x4)  

1 1 1 1

Intel® Cyclone® 10 LP Device Family Table

Product Line 10CL006 10CL010 10CL016 10CL025 10CL040 10CL055 10CL080 10CL120
Logic elements (LEs) (K)

6 10 16 25 40 55 80 120
Memory blocks (9K)

30 46 56 66 126 260 305 432
Memory block (Kb)

270 414 504 594 1,134 2,340 2,745 3,888
18 x 18 multipliers

15 23 56 66 126 156 244 288
Phase-locked loop (PLL)

2 2 4 4 4 4 4 4
Global clock networks

10 10 20 20 20 20 20 20
LVDS channels

65 65 137 52 124 132 178 230
Maximum I/O

176 176 340 150 325 321 423 525

Subscribe to the Intel® FPGA Newsletter

Receive updates on Intel® FPGA products and technology, news, and upcoming events.

By submitting this form, you are confirming you are an adult 18 years or older and you agree to share your personal information with Intel to use for this business request. Intel's web sites and communications are subject to our Privacy Notice and Terms of Use.
By submitting this form, you are confirming you are an adult 18 years or older and you agree to share your personal information with Intel to use for this business request. You also agree to subscribe to stay connected to the latest Intel technologies and industry trends by email and telephone. You may unsubscribe at any time. Intel's web sites and communications are subject to our Privacy Notice and Terms of Use.