Intel® Agilex™ F-Series FPGAs & SoCs

Built on Intel’s 10nm SuperFin Technology and 2nd Gen Intel® Hyperflex™ FPGA Architecture, Intel® Agilex™ F-Series FPGA and SoC FPGA devices are optimized for a wide range of applications in data center, networking, and edge compute. With transceiver support up to 58Gbps, advanced DSP capabilities, PCIe* Gen 4 x16, and options to include quad-core Arm* Cortex- A53 processor, Intel® Agilex™ F-Series FPGA and SoC FPGA devices provide customized connectivity and acceleration required by power sensitive applications, up to 40% lower power relative to Intel® Stratix® 10 FPGAs1 and ~2X better fabric performance per watt versus competitors 7nm FPGAs.

Intel® Agilex™ FPGAs and SoCs – Innovation for the Data Era

Intel’s 10nm technology based Intel® Agilex™ FPGAs and SoCs combine agility and flexibility to deliver customized connectivity and acceleration by optimally balancing power, performance, and memory utilization for a variety of compute, data, and memory intensive applications.


3D System-in-Package Technology

Intel® Agilex™ F-Series FPGA and SoC FPGA family leverages Intel® EMIB (Embedded multi-die interconnect bridge) technology to deliver configurable heterogeneous architectures in a single package and to accelerate time-to-market for a variety of solutions. Dedicated transceiver tiles which provide up to 58Gbps bandwidth, the ability to integrate custom compute, and Intel® eASIC™ tiles combine to deliver a high degree of agility and flexibility to customize and adapt designs to the changing needs of a host of applications.

DSP Block Innovation

Intel® Agilex™ F-Series FPGA and SoC FPGA family offers up to 2X the number of configurable multipliers per DSP block compared to previous generation products and are highly suitable for Video, Vision analytics, and Radar applications. New innovations to aid AI workloads include half-precision floating point implementation (FP16) and BFLOAT 16 implementation. Intel® Agilex™ FPGA and SoC family also supports low precision configurations from INT7 to INT2 for systems targeting high performance.

2nd Gen Intel® Hyperflex™ Architecture

Continuous improvements to the acclaimed Intel® Hyperflex™ architecture deliver improved performance compared to Intel® Stratix® 10 device designs. The 2nd Gen Intel® Hyperflex™ architecture will be extended to all densities and variants of Intel® Agilex™ FPGA and SoC family and thus greatly improve the productivity of customers and reduce time-to-market.

Hard Processor System Architecture

Intel® Agilex™ F-Series FPGA and SoC FPGA family provides the option to combine a quad-core Arm* Cortex-A53 hard processor system with Intel’s 2nd Gen Intel® Hyperflex™ FPGA Architecture to deliver high power efficiency and system integration. Backward compatibility with previous generation Intel® Stratix® 10 SoCs allows software re-use. A broad ecosystem of Arm* software and tools greatly improves productivity for designers.

Design Tools

Browse through the development tools available fro building software and creating FPGA design for Intel® SoC FPGAs.


Intel® SoC FPGAs are ARM* processor-based and inherit the strength of the ARM* eco-system. Intel, our ecosystem partners, and the Intel® SoC FPGA user community a wide range of options to meet your SoC FPGA development needs.


Intel® Agilex™ FPGA and SoC Family

Watch the video to learn more about how Intel® Agilex™ FPGA and SoC family delivers customized connectivity, low latency, maximum data throughput, and customized acceleration by combining agility and flexibility to process, store, and move data for data-centric applications.

Watch the video

Intel® Agilex™ FPGA and SoC Architecture

Significant architectural improvements, DSP innovations, and fundamental changes in routing and layout combine to deliver up to 40% higher performance or 40% lower power with the Intel® Agilex™ FPGA and SoC family. Checkout the video to learn more!

Watch the video

Documentation and Support

Find technical documentation, videos, and training courses for your Intel® Agilex™ device designs.