Dashboard

Find Content

Refine Results
Related Content

Active Tags

  • 47 Results
  • Items Per Page

Intel® 64 and IA-32 Architectures Software Developer Manuals

Downloadable software developer manuals and CD-ROM resource ordering information for Intel® 64 and IA-32 Architectures.

Intel® 14 nm Technology

The latest 14 nm manufacturing process technology delivers ultra-fast performance in razor-thin devices.

Basics of Building Intel® Architecture Design

White Paper: Describes elements of Intel® architecture design, including voltage regulators, clock sources, and power sequencing. (v.1, Sept. 2010)

Preview | Download

Debugging Processor Reorder Buffer Timeout: Guide

Guide: Describes processor reorder buffer timeout and provides methodology for debugging these types of system issues. (v.1, Oct. 2010)

Preview | Download

Built-in Visual Features Deliver Stunning Content

The visual features built into the processor deliver everything you need to enjoy a stunning and seamless experience when viewing content on your PC.

Intel® IPT with Public Key Infrastructure

Intel® Identity Protection Technology (Intel® IPT) prevents unauthorized access to your important accounts by improving your level of security.

RF CMOS Technology Scaling in High-k/Metal Gate Era

RF CMOS technology benefits from general CMOS technology scaling and improves by innovative transistor and interconnect technologies.

Preview | Download

Gate Dielectric Scaling for CMOS: from SiO2/PolySi to High-K/Metal-Gate

Presentation covers SiO2 scaling, high-k/metal-gate problems, breakthroughs, and performance reports for NMOS and PMOS transistors.

Preview | Download

Strained Germanium QWFE Transistor as P-Channel Device Option for Low Power III-V CMOS Architecture

Demonstrates a Germanium p-channel QWFET with thin scaled TOXE and high mobility, delivering four times higher hole mobility.

Preview | Download

Advanced High-K Gate Dielectric for Short-Channel in QWFE Transistors on Silicon Substrate

Paper: composite high-K gate in the QWFET silicon substrate integration for thin electrical oxide, low gate leakage, and carrier confinement.

Preview | Download